

Fig 1




Fig 2




Fig 3






Fig 4

Packet = 400


payload 511



570




520



address + 4

F.85






Fig 7

FIG. 8





Fig 8

FOR REFERENCE



sync + packet type

Fig 9A

BIT BUFFER	A8	A7	A6	A5	A4	A3	A2	A1	A0	B8	B7	B6	B5	B4	B3	B2	B1	C0	C8	C7	C6	C5	C4	C3	C2	C1	C0
BIT CONTENT	0	0	1	0	0	0	0	0	0	0	1	1	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0
"10" DETECTION	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/
"10" DETECTION	0	0	1	0	0	0	0	0	0	0	1	1	0	0	1	1	1	1	1	1	0	0	0	0	0	0	0
RESULT	0	0	1	0	0	0	0	0	0	0	1	1	0	0	1	1	1	1	1	1	0	0	0	0	0	0	0
Symbol																											
STARTING POINTS																											

FIG.10

Fig 9B

910




Fig. 9C




FIG 10




Fig 11

FIG. 11




Fig 12

DATA SEQUENCE




Fig 13




Fig 14

FIG. 14




Fig 15

Switch Network

1630






Fig 16



Preserving Packet Order w/ Transaction



No Packet or Transaction Ordering

Fig 17




Fig 18

FIG. 19A




Fig 19A

1901

FIG. 19A





Fig 19B

TOP SECRET



19C

8b Code	9 bit symbol
0000 0000	101010101
0000 0001	101010100
0000 0010	101010111
⋮	
0101 0101	001010101
⋮	
0111 0110	001110110
0111 0111	100100010
⋮	
1111 1111	110101010

Fig 20

DATA SET




Fig 21A




Fig 21B




Fig 21C

Packet = 00000000




Fig 22




Fig 23




Fig 24




Fig 25-

FIG. 26




Fig 26




Fig 27




Fig 28




Fig 29

Multiport Memory Device 3000




Fig 30




Fig 31

Input Queue 3201			Output Queue 3202		
Port	R/W	Address	Valid	Port	Data
3	R	1000	1	3	11...0
4	W	4000	0		
3	W	1000	0		
3	R	2000	1	3	101...1
				⋮	

Fig 32




Fig 33




Fig 34




Fig 35





Fig 36

Line Driver 3700

Line Driver 3700



Variable Driver

$\begin{cases} RD^+ \wedge \text{DataIn} = \text{pull down} \\ RD^- \wedge \text{DataIn} = \text{pull up} \end{cases}$

Fig 37A

FIG. 37B




Fig 37B

Fig. 38A




Fig. 38A






Fig. 38B






Fig 40




Fig 41

Figure 42A

$[V_{N-1}, V_N] = [1, 0]$




Fig 42A

Figure 42B

$[V_{N-1}, V_N] = [0, 0]$





Fig 42B

4301

4301

Half line




LD = 1, iHF = 0, iPTR = "001000000"

SYNC. Mark

4302

Half line



LD = 1, iHF = 1, iPTR = "000000100"

SYNC. Mark

Fig. 43




Fig 44




Fig 45




Fig 47A




Fig 47B




Fig 48 A




Fig 48 B